

# 3-Mbit (128K X 24) Static RAM

#### **Features**

- High speed
  □ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 175 mA at 10 ns
- Low CMOS standby power
  □ I<sub>SB2</sub> = 25 mA
- Operating voltages of 3.3 ± 0.3V
- 2.0V data retention
- Automatic power down when deselected
- TTL compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  features
- Available in Pb-free standard 119-ball PBGA


## **Functional Description**

The CY7C1024DV33 is a high performance CMOS static RAM organized as 128K words by 24 bits. This device has an automatic power down feature that significantly reduces power consumption when deselected.

To <u>write</u> to the device, enable the chip ( $\overline{\text{CE}}_1$  LOW, CE<sub>2</sub> HIGH, and  $\overline{\text{CE}}_3$  LOW), while forcing the Write Enable (WE) input LOW.

To read from the device, enable the chip by taking  $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and  $\overline{CE}_3$  LOW while forcing the Output Enable ( $\overline{OE}$ ) LOW and the Write Enable ( $\overline{WE}$ ) HIGH. See the Truth Table on page 7 for a complete description of Read and Write modes.

The 24 I/O pins (I/O $_0$  to I/O $_2$ 3) are placed in a high impedance state when the device is deselected (CE $_1$  HIGH, CE $_2$  LOW, or CE $_3$  HIGH) or when the output enable (OE) is HIGH during a write operation. (CE $_1$  LOW, CE $_2$  HIGH, CE $_3$  LOW, and WE LOW).



[+] Feedback



## **Selection Guide**

Description	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	175	mA
Maximum CMOS Standby Current	25	mA

# **Pin Configuration**

Figure 1. 119-Ball PBGA Top View [1]

	1	2	3	4	5	6	7
Α	NC	Α	Α	Α	Α	Α	NC
В	NC	Α	Α	CE <sub>1</sub>	Α	Α	NC
С	I/O <sub>12</sub>	NC	CE <sub>2</sub>	NC	CE <sub>3</sub>	NC	I/O <sub>0</sub>
D	I/O <sub>13</sub>	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	I/O <sub>1</sub>
E	I/O <sub>14</sub>	$V_{SS}$	$V_{DD}$	V <sub>SS</sub>	$V_{DD}$	$V_{SS}$	I/O <sub>2</sub>
F	I/O <sub>15</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>3</sub>
G	I/O <sub>16</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>4</sub>
Н	I/O <sub>17</sub>	$V_{DD}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DD}$	I/O <sub>5</sub>
J	NC	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	NC
K	I/O <sub>18</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>6</sub>
L	I/O <sub>19</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>7</sub>
M	I/O <sub>20</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>8</sub>
N	I/O <sub>21</sub>	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	$V_{SS}$	I/O <sub>9</sub>
Р	I/O <sub>22</sub>	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	I/O <sub>10</sub>
R	I/O <sub>23</sub>	NC	NC	NC	NC	NC	I/O <sub>11</sub>
T	NC	Α	Α	WE	Α	Α	NC
U	NC	Α	Α	ŌĒ	Α	Α	NC

#### Note

<sup>1.</sup> NC pins are not connected on the die.



## **Maximum Ratings**

Storage Temperature ......—65°C to +150°C
Ambient Temperature with

Power Applied ...... –55°C to +125°C

Supply Voltage on  $\rm V_{CC}$  Relative to GND  $^{[2]}....-0.5V$  to +4.6V

DC Voltage Applied to Outputs

DC Input Voltage [2]0.5V	to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(MIL-STD-883, Method 3015)	
Latch Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	
Industrial	-40°C to +85°C	$3.3\text{V} \pm 0.3\text{V}$	

#### **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions [3]	_	Unit		
Farailletei	Description	rest Conditions **	Min	Max	Oill	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 8.0 \text{ mA}$		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	V	
V <sub>IL</sub> [2]	Input LOW Voltage		-0.3	0.8	V	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , output disabled	-1	+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max$ , $f = f_{MAX} = 1/t_{RC}$ $I_{OUT} = 0$ mA CMOS levels		175	mA	
I <sub>SB1</sub>	Automatic CE Power Down Current —TTL Inputs	Max $V_{CC}$ , $\overline{CE} \ge V_{IH}$ $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$		30	mA	
I <sub>SB2</sub>	Automatic CE Power Down Current — CMOS Inputs	$\begin{aligned} &\text{Max V}_{CC}, \ \overline{\text{CE}} \geq \text{V}_{CC} - 0.3\text{V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3\text{V}, \text{ or V}_{\text{IN}} \leq 0.3\text{V}, \text{ f} = 0 \end{aligned}$		25	mA	

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	I/O Capacitance		10	pF

#### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	119-Ball PBGA	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four layer printed circuit board	20.31	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		8.35	°C/W


#### Notes

- 2.  $V_{IL}$  (min) = -2.0V and  $V_{IH}$ (max) =  $V_{CC}$  + 2V for pulse durations of less than 20 ns.
- 3.  $\overline{\text{CE}}$  refers to a combination of  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ , and  $\overline{\text{CE}}_3$ .  $\overline{\text{CE}}$  is LOW when  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_3$  are LOW and  $\overline{\text{CE}}_2$  is HIGH.  $\overline{\text{CE}}$  is HIGH, or  $\overline{\text{CE}}_2$  is HIGH.


Document Number: 001-08353 Rev. \*C Page 3 of 9




Figure 2. AC Test Loads and Waveform<sup>[4]</sup>



\*Capacitive Load consists of all components of the test environment





### **AC Switching Characteristics**

Over the Operating Range [5]

Danamatan	Description	_	-10		
Parameter	Description	Min	Max	Unit	
Read Cycle					
t <sub>power</sub> <sup>[6]</sup>	V <sub>CC</sub> (Typical) to the First Access	100		μS	
t <sub>RC</sub>	Read Cycle Time	10		ns	
t <sub>AA</sub>	Address to Data Valid		10	ns	
t <sub>OHA</sub>	Data Hold from Address Change	3		ns	
t <sub>ACE</sub>	CE Active LOW to Data Valid [3]		10	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		5	ns	
t <sub>LZOE</sub>	OE LOW to Low Z [7]	1		ns	
t <sub>HZOE</sub>	OE HIGH to High Z [7]		5	ns	
t <sub>LZCE</sub>	CE Active LOW to Low Z [3, 7]	3		ns	
t <sub>HZCE</sub>	CE Deselect HIGH to High Z [3, 7]		5	ns	
t <sub>PU</sub>	CE Active LOW to Power Up [3, 8]	0		ns	
t <sub>PD</sub>	CE Deselect HIGH to Power Down [3, 8]		10	ns	

#### Notes

- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). 100 μs (t<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.
- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, and input pulse levels of 0 to 3.0V. Test conditions for the read cycle use output loading as shown in part a) of Figure 2, unless specified otherwise.
- 6. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at typical V<sub>CC</sub> values until the first memory access is performed.
- t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, t<sub>LZOE</sub>, and t<sub>LZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of Figure 2. Transition is measured ±200 mV from steady state voltage.
- 8. These parameters are guaranteed by design and are not tested.



### AC Switching Characteristics (continued)

Over the Operating Range [5]


Donomotor	Description	-	10	l lmi4	
Parameter	Description	Min	Max	Unit	
Write Cycle [9, 1	0]		•	•	
t <sub>WC</sub>	Write Cycle Time	10		ns	
t <sub>SCE</sub>	CE active LOW to Write End [3]	7		ns	
t <sub>AW</sub>	Address Setup to Write End	7		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Setup to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	7		ns	
t <sub>SD</sub>	Data Setup to Write End	5.5		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>LZWE</sub>	WE HIGH to Low Z [7]	3		ns	
t <sub>HZWE</sub>	WE LOW to High Z [7]		5	ns	

#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions <sup>[3]</sup>	Min	Тур	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 2V$ , $\overline{CE} \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$			25	mA
t <sub>CDR</sub> [11]	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[12]</sup>	Operation Recovery Time		t <sub>RC</sub>			ns

#### **Data Retention Waveform**



#### Notes

- 9. The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$  LOW and  $\overline{\text{WE}}$  LOW. Chip enables must be active and  $\overline{\text{WE}}$  must be LOW to initiate a write. The transition of any of these signals terminate the write. The input data setup and hold timing is referenced to the leading edge of the signal that terminates the write.
- 10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .
- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 50 \,\mu s$  or stable at  $V_{CC(min)} \ge 50 \,\mu s$ .

Document Number: 001-08353 Rev. \*C



### **Switching Waveforms**

Figure 3. Read Cycle No. 1 (Address Transition Controlled)  $^{[13,\ 14]}$ 




Figure 4. Read Cycle No. 2 (OE Controlled) [3, 14, 15]





Figure 5. Write Cycle No. 1 (CE Controlled) [3, 16, 17]



#### Notes

- 13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- 14.  $\overline{\text{WE}}$  is HIGH for read cycle.
- 15. Address valid before or similar to  $\overline{\text{CE}}$  transition LOW.
- 16. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high impedance state.



### Switching Waveforms (continued)

Figure 6. Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  HIGH During Write) [3, 16, 17]





Figure 7. Write Cycle No. 3 (WE Controlled, OE LOW) [3, 17]



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	OE	WE	I/O <sub>0</sub> -I/O <sub>23</sub>	Mode	Power
Н	Х	Х	Χ	Х	High Z	Power Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	High Z	Power Down	Standby (I <sub>SB</sub> )
Х	Х	Н	Χ	Х	High Z	Power Down	Standby (I <sub>SB</sub> )
L	Н	L	L	Н	Full Data Out	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Full Data In	Write	Active (I <sub>CC</sub> )
L	Н	L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

#### Note

<sup>18.</sup> During this period, the I/Os are in the output state and input signals are not applied.

В

C

D

Ε

F

G

Н

J

K

M

N

Ρ

R

Τ

U

1.27

51-85115-\*B




## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C1024DV33-10BGXI	51-85115	119-Ball Plastic Ball Grid Array (14 x 22 x 2.4 mm) (Pb-Free)	Industrial

## **Package Diagram**

Figure 8. 119-Ball PBGA (14 x 22 x 2.4 mm)



Document Number: 001-08353 Rev. \*C Page 8 of 9



#### **Document History Page**

Document Title: CY7C1024DV33, 3-Mbit (128K X 24) Static RAM Document Number: 001-08353							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change			
**	469517	NXR	See ECN	New data sheet			
*A	499604	NXR	See ECN	Added note 1 for NC pins Changed I <sub>CC</sub> specification from 150 mA to 185 mA Updated Test Condition for I <sub>CC</sub> in DC Electrical Characteristics table Added note for t <sub>ACE</sub> , t <sub>LZCE</sub> , t <sub>HZCE</sub> , t <sub>PU</sub> , t <sub>PD</sub> , t <sub>SCE</sub> in AC Switching Characteristics Table on page 4			
*B	1462586	VKN/SFV	See ECN	Converted from preliminary to final Updated block diagram Changed I <sub>CC</sub> specification from 185 mA to 225 mA Updated thermal specs			
*C	2604677	VKN/PYRS		Removed Commercial operating range, Added Industrial operating range Removed 8 ns speed bin, Added 10 ns speed bin			

#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2006-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-08353 Rev. \*C

Revised November 6, 2008

Page 9 of 9